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Abstract—An on-chip intermodule self-timed communication system is considered in which symbols are encoded by means of phase
difference between transitions of signals on parallel wires. The reliability of such a channel is governed and significantly lowered by
capacitive crosstalk effects between adjacent wires. A more robust high-speed phase-encoded channel can be designed by minimizing
its vulnerability to crosstalk noise. This paper investigates the impact of crosstalk on phase-encoded transmission channels. A
functional fault model is presented to characterize the problem. Two fault-tolerant schemes are introduced which are based on
information redundancy techniques and a partial-order coding concept. The area overheads, performance, and fault-tolerant capability
of those methods are compared. It is shown that a substantial improvement in the performance can be obtained for four-wire channels
when using the fault-tolerant design approach, at the expense of 25 percent of information capacity per symbol.
Index Terms—Asynchronous operation, crosstalk, communications channels, error checking, fault tolerance, information redundancy,
simulation, performance, reliability.
Ç
1 INTRODUCTION
ON-CHIP global buses are increasing in length as the diesize increases, which results in large propagation
delays [1]. These bus delays limit system performance in
high-speed microprocessors [2] and lead to an increase in
clock skew, which makes it difficult to accurately distribute
a single global clock across an entire system [3]. This trend
is anticipated to worsen in the future due to the increasing
gap between gate delays and interconnect delays brought
about by shrinking feature sizes.
Globally asynchronous, locally synchronous (GALS)
systems have been shown to address these problems. In
GALS, functional modules are designed using conventional
design techniques. Each module is complemented by its
own local clock generator and a self-timed wrapper that
enables the modules to communicate using asynchronous
handshake protocols [4]. It is expected that 40 percent of the
electronic design in 2020 will be driven by handshake
clocking [5]. An example of a self-timed interface can be
found in [6], where the communication between two
separate clock domains is investigated. There are many
possible self-timed encoding communication schemes, but
very few of these are practical for CMOS logic design. Dual-
rail encoding, a 1-of-2 code, has been the dominant style to
date, but recently, there has been interest in 1-of-4 signaling,
which uses half the number of signal transitions to convey
two bits of data with signaling activity on just one wire.
Beyond 1-of-4, one-hot 1-of-n codes are significantly more
expensive than a dual rail encoding in terms of area
overheads [7].
However, dual rail transmission suffers from the effects
of a single-error upset (SEU), where the receiver in the
channel can lose data or latch wrong data. Consider, for
example, Fig. 1, where the signal on Data_0 is corrupted by
a narrow pulse (SEU): If the pulse is strong enough to be
recognized as a valid transition, the receiver could latch an
additional unwanted data bit [8].
The transient errors due to cosmic radiation, ground
bounce, or EM interference become more prominent as
integration increases and this effect can be observed on
interconnect wires, as underlined by the work of Dupont
et al. [9], [10].
Quoting Nicolaidis: “it is predicted that single event
upsets induced by alpha particles and cosmic radiation will
become a cause of unacceptable error rates in future very
deep submicron and nanometre technologies. This problem,
concerning in the past more often parts used in space, will
affect future ICs at sea level” [10]. This givesmotivations for a
fault-tolerant design approach to self-timed communication
schemes. Dual rail encoding using an alternating spacer
protocol offers better resilience to errors [11]; nevertheless,
the general encoding is based upon the recovery of the data
from the value of the lines at a point in time; hence, it is still
vulnerable to errors. Phase encoding is a novel self-timed
transmission protocol that extends the concepts of the
alternating spacer protocol to improve the resistance of
transmission lines to special cases of SEUs [8], [12].
Fig. 2 shows an example of the encoding of some data
items on a four wire phase-encoded channel. The reference
signal is used for sending data on its rising and falling
transitions. The data being sent modulate the phase of the
reference differently on each transmission line by control-
ling variable delay elements (VDEs). The receiver recovers
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the data by comparing the phase of the two signals to each
other. Data values are encoded as the sign of the phase
difference of the reference signal on the transmission lines.
Rather than measuring the phase difference, the receiver
decodes the data by observing the sequence of events on the
transmission lines. Mutual Exclusion (ME) elements [13]
can be employed as phase detectors for data recovery. An
ME element (mutex) is essentially an S-R flip-flop followed
by a metastability filter (see the Appendix for more details).
For a pair of input signals, an ME element decides which of
them arrives first. The decoding stage retrieves the data by
decoding the outputs of the mutexes. Fig. 3 shows a block
diagram of phase-encoding schemes.
The use of such a method introduces a number of
interesting characteristics that make the approach particu-
larly robust to SEUs. The phase encoding mechanism allows
transient faults to be filtered out rather than detected, thus
reducing latency in the case of faults. Consider, for instance,
Fig. 4, where a link is implemented using a dual rail
alternating spacer protocol and phase encoding. In Fig. 4a, a
fault appears on one of the lines of data: In this case, a
Spacer 1(sp1) is detected after an item of data. Then, an
additional (wrong) item of data is detected and, finally,
another sp1 spacer is recorded. It is only at this point that
the logic recognizes the presence of a fault and can request a
retransmission of the data. A similar transient fault in the
phase-encoding implementation is instead filtered out,
thanks to the inherent structure of the protocol: As only
one wire presents a transition not matched by the other
wire, the system ignores the fault. Note that, in the previous
case, the fault is happening when the data item is present;
although a fault during the same time in the phase encoding
protocol would also produce an error, the protocol aims at
minimizing the window when an item of data is present on
the lines. The number of data bits that can be sent using
phase encoding depends on the number of wires. For a two
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Fig. 1. Dual rail protocol error induced by an SEU.
Fig. 2. The concept of phase encoding.
Fig. 3. Phase-encoding scheme block diagram.
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wire phase encoded channel, only one bit can be sent. To
send logic 1, the signal on the first wire should transition
before that on the second. The order is reversed when
sending logic 0. In general, the number of data bits (B) that
can be sent on an N-wire phase encoded channel is equal to
the largest integer that is not greater than the logarithm to
base 2 of the factorial number of ðnÞ [12]:
B ¼ log2ðn!Þb c:
Although more robust to SEUs, the phase encoding
protocol still has several reliability problems that need to be
addressed before fully adopting this technique as a reliable
self-timed transmission protocol. One of the most important
issues is the impact of delay faults induced by crosstalk
between adjacent wires. In general, the wire delay is
dictated by several factors, namely, its physical parameters
(width, thickness, length, and sheet resistance), the sur-
rounding dielectric, its separation from adjacent wires, and,
finally, the crosstalk noise [2], [14]. The latter decreases or
increases the delay of the wire depending on the switching
activities on its adjacent lines [15], [16].
In a phase encoded channel, the wires switch close to
each other in the same direction; each wire helps the others
to switch. However, the order of switching depends on the
data being sent. This will ultimately make the wire delay
data dependent. This alteration in wire delays may
deteriorate the phase between signals, in which case, the
signals might be received in an order different from that
intended; this is fatal to the technique. To illustrate the
impact of the wire delay variation on a phase encoded
channel, we will give an example for which we define some
notations. Consider the case of a four wire phase encoded
channel in which wires are denoted by a, b, c, and d. Each
combination of transitions (information symbol) will be
represented by those four letters, whose order indicates the
order of signal transitions in time. For example, badc means
that the signal on the second wire b transitions first,
followed by a, then d, and finally c. This notation will be
used throughout this paper.
Let us now consider a group of four wires ða; b; c; dÞ and a
switching combination acbd. In this case, the fact that a and c
have switched helps b to switch faster than it is supposed to; c
has no other wires to help. Therefore, the phase between the
two signals on b and c is going to be reduced significantly,
whichmay lead, in theworst case, tophase inversion, that is, b
arrives slightly before c, resulting in a received combination
abcd different from that intended. Fig. 5 shows the transient
response for the inputs (Ai, Bi, Ci,Di) and theoutputs (Ao,Bo,
Co,Do) of a fourwire phase encoded channelwith a length of
1 mm. The simulations were performed in CADENCE using
an AMS CMOS 0.18-m process.
The phase between signals on wires b and c was reduced
from 50 ps at the sender to less than 10 ps at the receiver side.
The impact of crosstalk noise on communication channels has
been addressed in many papers. Researchers have proposed
several techniques aimed at reducing crosstalk-induced
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Fig. 4. An example of an SEU in an alternating spacer dual rail (ASD) protocol and in phase encoding.
Fig. 5. The impact of crosstalk on phase encoding.
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delays. The insertion of repeaters and shielding of bus wires
are the most common methods [17], [18].
Placing a shield wire between each two signal wires
alleviates the crosstalk problem but doubles the area used
by the bus. This is an unacceptable consequence when the
bus is routed using scarce top-level metal resources.
Research has recently shown that fault-tolerant techni-
ques can be employed to increase communication channels
reliability in the presence of crosstalk [19]. Other techniques
rely on crosstalk avoidance codes [16], [15], [20], [21]. They
combat crosstalk in synchronous communication channels.
The essence of these methods is to reduce the number of
transitions in opposite directions on adjacent wires when
sending a new information symbol. In the phase-encoding
technique, all wires toggle in the same direction every time
a new information symbol is being sent; therefore, those
techniques are not applicable.
For deep submicron circuits the capacitive coupling is
more prevalent and the delay is dominated by the
capacitance and the resistivity [2]. Therefore, our focus will
be only on the impact of capacitive crosstalk.
In this paper, we study the problem of crosstalk-induced
faults in phase encoded channels.
Most of the ideas in this paper will be presented for a four
wire channel, which will allow us a sufficient level of
generality and yet avoid complexmathematical, algorithmic,
and circuits’ solutions. Although themain focus in this paper
is on the rising edge of the signals, the proposedmethods are
alsoapplicable to the fallingedgeof the signals.Weextract the
formulas that dictate the delay variations in a four wire link.
These formulas indicate that phase corruption between
signals on adjacent lines is more severe than that between
nonadjacent ones. We also present two fault-tolerant meth-
ods that are proven to enhance system reliability against
crosstalk errors. The paper is organized as follows: In
Section 2, the physical model of a phase encoded commu-
nication channel is presented, followed by an analytical
calculation of thewire delay variation. Section 3 defines some
essential concepts used to explain the theory behind our
proposed methods. Section 4 introduces a fault model to
characterize the errors caused by crosstalk. The proposed
fault-tolerant techniques are detailed in Section 5. The
overheads of the designs are analyzed in Section 6. Finally,
conclusions are drawn in Section 7.
2 WIRE DELAY ANALYSIS
In order to study the impact of wire delay variation on
phase encoded channels, we consider a four wire phase
encoded channel in which the top metal layer in 0.18m
technology is used as a communication medium. The
interconnect structure used in this analysis is four signal
lines between two grounded lines, as shown in Fig. 6.
Showing the metal layer 5 as carrying the ground signal
may be justified by the fact that each metal layer usually
runs orthogonally to its immediate vertical neighbors; thus
the combined effect due to all signaling is nullified.
Therefore, the coupling effect of the metal layer 5 reduces
to that of grounded wires.
An RC distributed model of the interconnect is used in
order to estimate the wire delays (see Figs. 6 and 7). cgnd is
the parasitic capacitance per unit length between each line
and the ground and cc is the interwire capacitance per unit
length between adjacent lines. r is the distributed series
resistance of the lines per unit length. The drivers are
modeled as voltage sources with series resistances Rdrv; and
L is the wire length. The 50 percent propagation delay of
waveforms on such lines is given by [15], [16]:
D ¼ d0½ð1þ 2Þ2K  KðK1 þKþ1Þ; ð1Þ
where  is the ratio of the coupling capacitance to the bulk
capacitance, K is the transition occurring on line K. K is
equal to 1 for 0-to-1 transition, 1 for 1-to-0 transition, and 0
for no transition, and d0 is the delay of a crosstalk-free line,
which is given by [15]:
d0 ¼ ð0:7 Rdrv þ 0:4r  LÞ  cgnd  L: ð2Þ
In the case of a phase encoded channel, three distinct
switching patterns can be identified as follows:
1. The line switches from zero to one before its left and
right neighboring wires; therefore, they can be
considered quiet during the switching.
2. The middle line switches after the switching of its
right adjacent and before the switching of its left
adjacent or vice versa.
3. Both adjacent lines switch from one to zero before
the middle line has switched.
Table 1 lists the delay of line k of an n-bit bus, where
1 < k < n, for these three cases.
We investigated the accuracy of this delay model with an
actual 0.18m technology. We performed analog simula-
tions using CADENCE on the four wire phase encoded
channel shown in Fig. 7. The wire length was 1 mm. The
simulations were carried out for an AMS CMOS
0.18m process. All possible combinations of transitions
were applied; the delay of each wire was measured in
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Fig. 6. Cross section of global interconnect.
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each case. The results were compared with the delay
predicted by (1). It has been found that the accuracy of the
delay model is within 82 percent and 90 percent.
The values in Table 1 enable the calculation of the delay
of each wire for any set of transitions. Before doing so, we
define some notations that are going to be used in the
analysis in this section.
Let ðt1; t2Þ be two signals in a phase encoded channel that
has M wires ðw1;w2 . . . wMÞ. Let S be the order of transitions
in which the signals are sent. Let PISðt1; t2Þ be the time
difference (phase) between t1 and t2 at the channel input.
POS ðt1; t2Þ is the phase between the two signals at the
channel output. XS ðt1; t2Þ is the phase corruption. DSðw1Þ is
the delay of signal t1. DS ðw2Þ is the delay of signal t2.
POS ðt1; t2Þ can be estimated from the following equation:
POS ðt1; t2Þ ¼ PISðt1; t2Þ þ ðDSðw1Þ DSðw2ÞÞ: ð3Þ
The corruption in phase can be calculated as follows:
XS ðt1; t2Þ ¼ 1 POS ðt1; t2Þ=PISðt1; t2Þ: ð4Þ
By substituting POSðt1; t2Þ from (3), (4) can be rewritten
as follows:
XS ðt1; t2Þ ¼ DSðw1Þ DSðw2Þ=PISðt1; t2Þ: ð5Þ
The corruption in phase can now be defined as the delay
variation between the two lines normalized to the input
phase.
Ideally, the phase corruption should be equal to zero.
However, the delay variation between wires leads to one of
the following three outcomes:
. an increase in time difference between the signals in
which the phase corruption has a negative value,
that is, XSðt1; t2Þ < 0,
. a reduction in the phase between the signals with no
change in the order of the signals, in which case
0 < XSðt1; t2Þ < 1, or
. a phase inversion, that is, the order of the signal has
been reversed, in which case XSðt1; t2Þ > 1.
In order to estimate the average delay variation between
every two lines in the four wire phase encoded channel
shown in Fig. 7, the delay of each wire was calculated for all
possible combinations of signal transitions using (1). The
absolute difference between the delays of every two lines
was calculated for each case. These values were then
averaged. The results are shown in Table 2.
The results indicate that the fluctuations in the delays
between adjacent lines are more than those between
nonadjacent lines. This means that the phase corruption
between signals on adjacent lines due to crosstalk can be
more severe and, hence, more damaging to the channel
reliability. To verify these calculations, we performed
analog simulations using CADENCE on the four wire
phase encoded channel shown in Fig. 7. The simulations
were carried out for an AMS CMOS 0.18m process. Six
time minimum-sized buffers were used as wire drivers.
The frequency of the signals was 1 GHz; the minimum
phase between every two signals was 50 ps, which is
5 percent of the clock period [12]. All possible combina-
tions of transitions were applied and the phase between
every two signals at the output of the channel was
measured. The phase corruption was then calculated
using (4). This experiment was repeated for different wire
lengths. The average values of phase corruption between
every two signals are shown in Table 3. The results
clearly indicate that the average phase corruptions
between signals on adjacent lines are larger than those
between nonadjacent ones.
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Fig. 7. Distributed model for a four wire phase encoded channel [2].
TABLE 1
The Line Delay for Different Switching Patterns
TABLE 2
Wire Delay Variation Formulas
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We can specify two distinct scenarios in which the delay
variation due to crosstalk results in system failure, namely:
1. The signals are received in reversed order at the
receiver side, that is, phase inversion ðXSðt1; t2Þ > 1Þ.
2. The phase corruption exceeds a certain limit (m)
beyond which the receiver is not able to recover the
correct order of signals, that is, ðm < XSðt1; t2Þ < 1Þ.
The limit (m) is dictated by the speed of the receiver,
process parameter variation, and the operating
frequency [22], [23].
One approach to combat crosstalk noise is to increase the
spacing between the wires. This will consequently decrease
the interwire capacitance, which reduces the delay variation
between wires and, hence, crosstalk errors. However, this
method does not solve the problem for long wire channels or
at high frequencies. From (2) and (5), it can be seen that the
phase corruptionwill increasewith thewire length (L). It also
depends on the phase between the transitions PI(t1, t2). The
latter is bound to decrease at higher frequencies [12].
It might also be argued that crosstalk-induced errors can
be eliminated if the minimum phase between the transitions
is set up to be larger than the maximum delay variation.
Although true, this approach will undermine the system
performance, especially for more advanced technologies. To
explain this, let us consider the four wire link. The
maximum delay variation between two wires in this case
is (2  d0). The minimum input phase Pmin should be
Pmin >¼ Max ðDðw1Þ D ðw2ÞÞ þ T; ð6Þ
where T is the time difference between two transitions
under which the mutex may enter a metastable state; hence,
its outputs are no longer reliable. This value depends on the
technology and process variations [13], [22], [23].
From (1), (2), and (6), Pmin can be written as follows:
Pmin > 2  ð0:7 Rdrv þ 0:4r  LÞ  cc  Lþ T: ð7Þ
Equation (7) indicates that Pmin increases with the driver
impedance, the wire resistance, and the interwire capaci-
tance. The latter is bound to increase in more advanced
technologies, which will clearly limit the minimum phase.
This ultimately put an upper bound on the operating
frequency, thus undermining system performance.
Therefore, more robust fault-tolerant approaches are
needed to combat crosstalk in phase encoded channels.
3 FAULT MODEL
In this section, we present a fault model to characterize the
phase corruption problem. It consists of two types of fault,
namely,
. type 1, which is as a result of the inversion of phase
between signals on adjacent wires, and
. type 2, which is as a result of the phase inversion
between signals on nonadjacent wires.
Consider the case of a four wire phase encoded channel.
Assume that the combination of transitions sent was bacd.
When the combination bacd is received, that is, the
transition order was preserved, no errors are said to have
occurred. If the combination abcd is received, a single type 1
fault is said to have occurred, that is, an inversion in phase
between transitions on two adjacent wires (a, b). If the
combination abdc is received, a double type 1 fault is said to
have occurred, that is, an inversion in phase between
transitions on two pairs of adjacent wires (a, b) and (c, d). If
the combination bcad is received, a single type 2 fault is said
to have occurred, that is, an inversion in phase between
transitions on two nonadjacent wires (a, c).
The analysis in Section 2 showed that delay variations
between nonadjacent wires are less than those between
adjacent ones. Therefore, the fault-tolerant methods pre-
sented in this paper aremainly aimedat tackling type 1 faults.
4 BACKGROUND DEFINITIONS
Each combination of signal transitions on a set of wires can
be identified by a number of conditions that define the
order of these transitions in time. For N signals that
transition on N wires, the number of these conditions is
equal to the combinatorial number N2
 
.
For example, for a four wire channel, six conditions are
needed to define each combination of transitions. These
conditions can be expressed using a new function called the
mutex function.
The mutex function for a pair of signals (s1, s2) on two
wires (w1, w2) defines their order in time. It can take two
values, 0 or 1, as shown below:
In the case of a four wire phase encoded channel, the
conditions are:
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TABLE 3
Phase Corruption Analysis
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M ða; bÞ;M ða; cÞ;M ða; dÞ;M ðb; cÞ;M ðb; dÞ; and Mðc; dÞ:
We differentiate between two types of conditions,
namely,
. Type 1, which describes the order of signals on
adjacent wires. This type includes
M ða; bÞ;M ðb; cÞ; and Mðc; dÞ:
. Type 2, which describes the order of signals on
nonadjacent wires. This type includes
M ða; cÞ;M ðb; dÞ; and M ða; dÞ:
For each combination of transitions, we will define a
binary number called the order number (O), which
represents their conditions. O can be obtained from the
following equations:
O ¼ Mða; dÞ  25 þMða; cÞ  24 þMðb; dÞ  23
þMðc; dÞ  22 þMðb; cÞ  21 þMða; bÞ  20: ð8Þ
Table 4 shows some combinations and their conditions.
Note here that the three most significant digits in the
order number represent type 2 conditions and the three
least significant ones represent type 1 conditions.
An essential concept in this paper is the concept of clusters.
A cluster is a group of combinations that have the same order
of transitions between the signals on nonadjacent wires. All
of the combinations in one cluster have the same values
for their type 2 conditions (see Table 5).
It should be noted here that the members of each cluster
can be generated from one another by inverting the order of
transitions on two adjacent wires; the number of combina-
tions in each cluster varies.
Fig. 8 shows how the different combinations are
grouped into clusters. For example, consider the cluster
facdb; adcb; adbcg. The second member of this cluster is
generated from the first one by swapping d and c. The third
combination is generated from the second one by swapping
b and c. It is not possible to generate any more combinations
from the third member without changing the order of
transitions on nonadjacent wires. The combinations that are
generated from each other are connected with lines (see
Fig. 8).
The number of different clusters that can be formed
depends on the number of wires, for example, for a four
wire phase encoded channel, eight different clusters can be
obtained, as shown in Fig. 8. We developed an algorithm to
calculate the number of clusters for an N-wire phase-
encoded channel. This algorithm will be presented in
Section 5.2.
5 FAULT-TOLERANT TECHNIQUES
In this section, two fault-tolerant techniques will be
introduced. The first one is based on the information
redundancy approach for concurrent error detection and
correction [24], [25]. The second is based on a partial order
coding (POC) concept.
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TABLE 4
Examples of the Order Conditions for Some Combinations of Transitions
TABLE 5
Examples of the Order Conditions for Combinations in One Cluster
Fig. 8. Cluster concept.
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5.1 Single Type 1 Fault Detection and/or Correction
Techniques (SFD)
The essence of this method is to design phase encoding
schemes in such a way that phase inversion between any
two signals on adjacent wires only causes a one bit error,
that is, a type 1 fault causes a one bit error. This method
helps minimize the impact of delay-induced phase corrup-
tion on data integrity as it decreases the number of bit errors
caused by such corruption and it allows the detection and/
or correction of such errors.
Consider the case of a four-wire link, assuming that the
data word 0000 is phase encoded as abcd and, during its
transmission, was altered to abdc. Here, there are two
possibilities: The first is when the Hamming distance
between the two original words is equal to one, for
example, the code of abdc is 0001, 0010, 0100, or 1000. The
second possibility is when the Hamming distance between
the two codes is more than one, for example, the code of
abdc is 0111. As can be clearly noticed, type 1 faults cause a
one bit error in the first case and a three bit error in the
second case.
There are 24 possible combinations of transitions that can
be sent over a four wire phase encoded channel. In order to
send four data bits, only 16 combinations are needed. We
have formed a mapping table between 16 combinations of
transitions and the data words. Every two combinations in
one cluster with a Hamming distance between their order
numbers equal to one were assigned to two data words
with a Hamming distance that is equal to one. This is
illustrated in Fig. 9.
A single type 1 fault detection phase encoding scheme
was designed. The phase encoder and decoder were
constructed according to the mapping method shown in
Fig. 9. The detection of type 1 faults requires adding extra
testing circuitry to the design and sending extra bits called
check bits. In the case of single bit error detection, only one
parity bit is needed. Figs. 10 and 11 show block diagrams of
the sender and the receiver. At the sender side, the data
words to be encoded are given to the input of the phase
encoder and to the inputs of a parity generator that is
organized as a binary XOR tree. The latter computes the
check bits, which are then applied to the input of a parity
check encoder. The phase encoding protocol was also
employed to send the parity bit; therefore, two additional
parity wires were needed. At the receiver side, the data bits
are given to the inputs of the phase decoder and the check
bits are given to the input of the parity decoder. The data
and parity symbols might not arrive at the same time, but
this will not cause any errors. This is because the
completion detection signal that activates both data and
parity decoders will not be generated until both data and
parity symbols are received. The syndrome generator
outputs the syndrome patterns that are applied to the
syndrome decoder. The latter generates the error signal.
The insertion of additional wires to send the parity bits
may lead to an increase in crosstalk noise in the channel.
This problem can be overcome by one of the following two
methods: The first consists of placing the two parity wires
on both sides of the channel and then swapping them so
that each has the same length in the left and right sides of
the data bus. This method reduces the data wire delay
variations caused by crosstalk with the parity lines. The
second method is inserting shielding wires between the
parity and data lines, which will eliminate any crosstalk talk
between them (see Table 6).
This technique can also be employed for type 1 fault
correction, in which case error-locating and error-correcting
circuitry should be added to the receiver. In addition, more
parity bits are needed, for example, three parity bits are
needed for single type 1 fault correction.
Simulations. The encoding scheme was constructed and
simulated in CADENCE using analog design tools. Four
sets of experiments were performed. The purpose of the
first set was to verify the correct behavior of the design. All
possible data input patterns were applied to the encoder.
The decoder in all cases was able to retrieve the encoded
data from the received sequences of signal transitions. The
second set of experiments aimed at estimating the fault-
tolerant capability of the designs. The wire length was
chosen to be 1 mm. The SFD receiver was able to detect all
of the single type 1 faults.
The aim of the third experiment was to study the impact
of the addition of the two parity check wires on crosstalk
noise; the four wire link shown in Fig. 6 was used as the
communication medium. The wire length was 1mm and the
signal frequency was 1 GHz. We conducted three tests. In
all of them, the 24 possible combinations of transitions were
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Fig. 9. The mapping of the input data into sequences of signal transitions.
Fig. 10. The concurrent error detection sender for a four wire phase
encoded channel.
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sent over a four wire phase encoded link and the number of
type 1 and type 2 faults were calculated. In the first test, no
parity wires were used. In the second, two parity check
wires were placed on both sides of the channel, one on each
side, and then their places were changed four times along
the channel. The parity bit was sent with the data word. In
the third test, parity wires were placed on one side of the
channel and a grounded shielding wire was inserted
between the parity wires and the data bus.
As can be seen in Table 6, the insertion of parity bits
resulted in a slight increase in the number of errors. This,
however, does not undermine the system’s reliability as
these errors are going to be detected and/or corrected. The
insertion of a shielding wire eliminates any crosstalk
between the parity and the data wires, but it increases the
wire overheads.
As the SFD technique incurs wire overheads, one may
argue that increasing the spacing between wires so that the
footprint of the channel is equal to that of data and parity
wires in the SFD technique can solve the problem without
the need for any additional testing circuitry. Therefore, we
conducted the fourth experiment in which we calculated
the number of phase inversion errors for a four wire link
with an increased spacing between its wires. The results
were compared to those of minimum spacing wires.
The results shown in Fig. 12 indicate that a substantial
decrease in the number of errors can be obtained by
increasing the spacing between the wires; however, this
approach is less reliable for longer wires and it does not help
in detecting or correcting the crosstalk errors; therefore, it
cannot be considered as a substitute for the SFD technique.
5.2 Partial-Order Coding Technique (POC)
Although the SFD method improves the reliability of the
channel, it incurs large area overheads. POC is another
approach based on a POC concept; it has better fault-
tolerant capability and does not require any additional
hardware. The idea of this method is to encode the data by
means of phase difference between transitions of signals on
nonadjacent wires so that the phase between any two
signals on neighboring wires does not carry any informa-
tion. This will effectively mask any number of type 1 faults.
Assuming a four wire link, consider the combination of
transitions ðabdcÞ. If this sequence of signals was sent over
the link and crosstalk leads to phase inversion between
ða&bÞ and ðc&dÞ, the sequence in this case will be received
as bacd. This means that a double type 1 fault has occurred.
This scenario leads to no errors if the POC method is used.
Both combinations ðabdc; bacdÞ will be perceived as the
same symbol by the receiver because they have the same
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Fig. 11. The concurrent error detection receiver for a four wire phase encoded channel.
TABLE 6
The Effect of the Addition of Parity Wires on Crosstalk Errors
Fig. 12. The effect of increasing the spacing between the wires on
crosstalk errors.
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phase relationship between transitions on nonadjacent
wires, that is, they belong to the same cluster. POC
techniques can therefore tolerate multiple type 1 faults.
In general, all of the combinations of transitions in one
cluster are perceived as the same information symbol in this
method. This is because they have the same order of
transitions on nonadjacent wires, that is, the most signifi-
cant three digits of their order numbers are identical.
Therefore, the number of data bits (B) that can be sent using
this method depends on the number of different clusters.
Assuming C to be the number of clusters, B can be obtained
from the following equation:
B ¼ log2ðCÞb c: ð9Þ
In order to design the coding circuitry of this technique,
only one combination of each cluster is going to be used.
Those combinations were chosen to have the minimum
delay variations between nonadjacent wires. This enhances
the robustness of the technique against crosstalk.
An algorithm has been devised to calculate the number
of clusters for an N-wire phase-encoded channel. The
pseudocode of this algorithm for ðN ¼ 4Þ is shown below:
Algorithm 1:
 create the NumberOrder Array
Create an array with 24 elements called OrderNumber
Count ¼ 0
For all combinations of transitions
OrderNumber position ðcountÞ ¼ Mða; dÞ25 þMða; cÞ24
þMðb; dÞ23 þMðc; dÞ22 þMðb; cÞ21 þMða; bÞ20
count ¼ countþ 1
End for
Sort OrderNumber according to the ascending order
 Calculate the number of clusters
ClusterNumber ¼ 1
Count ¼ 1
OrderNumber positionð1Þ ¼ B
For all column in the OrderNmber Matrix
If the three significant bit of OrderNumber position(count) and
B are different
Increase ClusterNumber
End if
Count ¼ countþ 1
End for
Algorithm 1 was employed to calculate the number of
clusters for four, five, six, seven, and eight wire phase-
encoded channels. Table 7 shows the results.
We have also developed an algorithm to select the most
reliable combinations in each cluster for a four wire phase
encoded link. The pseudocode of this algorithm is shown
below:
Algorithm 2
Create a set Called Reliable Combinations
Create the delay Variation Matrix of each cluster
For all cluster
Begin
Create an array called DelayVariation with a number of elements
equal to the number of combinations of transition in the cluster
count ¼ 1
For all the combination in the cluster
Begin
Calculate the delay of each wire
For all the wires
D ðkÞ ¼ d0½ð1þ 2Þ2K  K ðK1 þKþ1Þ
End for
DelayV ariation position ðcountÞ ¼
DelayV ariation positionðcountÞ þ
ðDðaÞ DðcÞÞ þ ðDðaÞ DðdÞÞ þ ðDðbÞ DðdÞÞ
count ¼ countþ 1
End for
End for
Create a set Called Reliable Combinations
Create an array called reliable combination with a number of
elements equal to the number of clusters
R ¼ 1
For all cluster
Begin
count ¼ 1
Minimum ¼ Delay V ariation position ðcountÞ
For All member in Delay Variation Matrix
If Delay Variation position (count) is smaller than Minimum then
Minimum ¼ Delay V ariation Position ðcountÞ
Count ¼ countþ 1
End For
Reliable Combination position ðRÞ ¼ Minimum
R ¼ Rþ 1
End for
Algorithm 2 was employed to select the reliable combina-
tions fora fourwire link.Table 8 showsall of the combinations
arranged according to their clusters. The third column shows
the total delay variation between nonadjacent wires for each
combination, which is given as follows:
Delay Variation ¼ ðDðaÞ DðcÞÞ þ ðDðaÞ DðdÞÞ
þ ðDðbÞ DðdÞÞ: ð10Þ
The reliable combinations that are used to design the
encoding scheme are highlighted.
514 IEEE TRANSACTIONS ON COMPUTERS, VOL. 57, NO. 4, APRIL 2008
TABLE 7
The Number of Clusters for Different Phase Encoded Channels
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Simulation. The partial order phase encoding scheme for
a four wire link was constructed and simulated in
CADENCE using analog design tools. Three sets of
experiments were performed. The purpose of the first set
was to verify the correct behavior of the design. All possible
data input patterns were applied to the encoder. The
decoder in all cases was able to retrieve the encoded data
from the received sequences of signal transitions. The
second set of experiments aimed at estimating the fault-
tolerant capability of the POC method against the tradi-
tional phase encoding technique. The top metal layer in
0.18m technology was used as the communication
medium. All possible combinations of transitions were
applied to a four wire link and the number of type 1 and
type 2 faults was calculated at the channel outputs. This
experiment was repeated for different wire lengths and
operating frequencies. The results shown in Figs. 13 and 14
indicated that a significant reduction in the number of
phase inversion faults can be achieved when POC is
employed, especially at high frequencies and for long wires.
6 OVERHEAD ANALYSIS
The average power consumption of each scheme at an
operating frequency of 1 GHz was estimated using
CADENCE tools. The number of transistors in each design
was counted in order to estimate the area overheads. The
figures obtained were normalized to those of the phase-
encoding scheme without fault tolerance. Table 9 shows a
comparison between the proposed fault-tolerant techniques
in terms of power consumption, area overheads, wire
overheads, fault-tolerant capability, and bits/symbol.
The overheads of the POC technique are significantly
less than those of single error detection and the traditional
phase encoding schemes. This is achieved at the expense of
the number of bits per symbol. However, POC schemes can
operate more reliably at high frequencies as it masks all
type 1 faults. A trade-off between the channel reliability and
its information capacity is to be explored.
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TABLE 8
Delay Variations between Nonadjacent Wires
in a Four Wire Phase Encoded Link
Fig. 13. The effect of cluster-based partial coding on crosstalk faults.
Fig. 14. The effect of cluster-based partial coding on phase encoded
channel performance.
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7 CONCLUSIONS
On-chip communication structures are susceptible to cross-
talk-induced delays, which are set to increase as chip
dimensions decrease. Phase encoding is an on-chip inter-
module self-timed communication technique that outper-
forms many of the existing methods; however, the
crosstalk-induced delay limits its performance and under-
mines its reliability. Two fault-tolerant methods have been
introduced to combat crosstalk-induced delay in phase
encoded channels. These techniques are based on an
analytical calculation of the delay variation of the wires.
Each scheme was designed and simulated in CADENCE.
The simulation results showed a substantial improvement
of system reliability against crosstalk-induced errors over
schemes without fault tolerance. Our further work intends
to produce a silicon implementation of the methods in order
to characterize the performance of the devices under
normal operation conditions.
APPENDIX A
A.1. Mutual Exclusion Elements (Mutexes)
Mutual exclusion elements are shown in Fig. 15.
A.2. Electrical Simulations for Phase Encoded
Channel ðwire length ¼ 1:5mm;Freq ¼ 1 GHzÞ
Figs. 16, 17, 18, 19, 20, and 21 show the waveforms of the
inputs signals (Ai, Bi, Ci, Di) and the outputs signals
(Ao, Bo, Co, Do) for several combinations of transitions. It
should be noted that the phase corruption between signals,
which is caused by crosstalk, is data dependent.
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TABLE 9
Phase Encoding Schemes Characteristics Comparison
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Fig. 16. Waveforms.
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